# LoopTree: Exploring a More Extensive Fused-layer Dataflow Accelerators Design Space





Would like to explore this space, but need:



Michael Gilbert, Nellie Wu, Angshuman Parashar, Vivienne Sze, Joel Emer

## Case Study: Exploration with LoopTree

Workload: MobileNet inverted bottleneck block Common in state-of-the-art CNNs.



## Challenge: low intra-layer reuse even with large buffers



## Exploring fused-layer designs with LoopTree



A. Shafiee, A. Nag, N. Muralimanohar, R. Balasubramonian, J. P. Strachan, M. Hu, R. S. Williams, and V. Srikumar, "Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars," in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), 2016, pp. 14–26.



RESEARCH LABORATORY OF ELECTRONICS AT MIT

