## **Architectural Evaluation of Processing-In-Memory Systems** Tanner Andrulis, Joel Emer, Vivienne Sze



**Energy-Efficient Multimedia Systems Group** (www.rle.mit.edu/eems)

I'lii T

## Infrastructure

Infrastructure simulates PIM DNN accelerators up to 10,000x faster, provides flexible architecture models, and has easy-to-modify components.



## **Example Experimental Results**

**Design A** uses 512x512 2-bit ReRAM crossbars and a 1-bit digital-analog-converter. **Design B** uses 170x128 SRAM crossbars and a 2-bit temporal digital-analog-converter. Tested with ResNet18.





microsystems technology laboratories

nassachusetts institute of technology

The framework is used to model the RAELLA architecture in ISCA '23. Below, we show the energy ablation study from the RAELLA paper. The framework was used to model designs flexibly for a range of DNNs.



## References

P. Chi et al., "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory," in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Jun. 2016, pp. 27–39. doi .1109/ISCA.2016.13 ] W. Li, P. Xu, Y. Zhao, H. Li, Y. Xie, and ushing Data Movements and Interfaces in PIM Accelerators Towards Local and in Time Domain," arXiv:2005.01206 [cs, eess], May 2020, Accessed: Nov. 26, 2021. [Online]. Available tp://arxiv.org/abs/2005.01206 A. Parashar et al., "Timeloop: A Systematic Approach to DNN Accelerator Evaluation," in 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2019, pp. 304–315. doi: 10.1109/ISPASS.2019.00042 L. Pentecost, A. Hankin, M. Donato, M. p://arxiv.org/abs/2109.0118 ccelerator with In-Situ Analog Arithmetic in Crossbars," in 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Jun. 2016, pp. 14–26. doi: 10.1109/ISCA.2016.12 .. Song, X. Qian, H. Li, and Y. Chen, "PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning," in 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Feb. 2017, pp. 541–552. doi: 10.1109/HPCA.2017.55. F. Sona, X. Chen, X. Zhana, and Y. Han, "BRAHMS: Bevond Conventional RRAM-based Neural Network Accelerators Using Hybrid Analog Memory System," in 2021 58th ACM/IEEE Design Automation Conference (DAC), Dec. 2021, pp. 1033–1038. doi: 1109/DAC18074.2021.9586247 Y. N. Wu, J. S. Emer, and V. Sze, "Accelergy: An Architecture-Level Energy Estimation Methodology for Accelerator Designs," in 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2019, pp. 1–8. doi: 1 Zhang, H. Yang, F. Chen, Y. Wang, and H. Li, "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment," arXiv:1909.08496 [cs, stat], Nov. 2019, Accessed: Dec. 14, 2021. [Online]. Available: http://arxiv.org/abs/1909.08496 ] T. Chou, W. Tang, J. Botimer, and Z. Zhang, "CASCADE: Connecting RRAMs to Extend Analog Dataflow In An End-To-End In-Memory Processing Paradigm," in Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture. Columbus OH t. 2019, pp. 114–125. doi: <u>10.1145/3352460.3358328</u>. 1] K. He. X. Zhang, S. Ren, and J. Sun, "Deep residual learning for image recognition," 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. Sponsored By Ericsson, TSMC, MIT AI Hardware Program (ASML, Intel), MIT Quest RESEARCH LABORATORY OF ELECTRONICS AT MIT



